Network Wizard for VHDL Test Benches
Loading...
Searching...
No Matches
axis_source Entity Reference

Entities

axis_source.behave  architecture
 

Generics

GC_BYTES  integer range 1 to 1024
 Width of axis data in bytes.

Ports

aclk   in   std_logic
  AXI-Stream clock.
aresetn   in   std_logic
  AXI-Stream reset.
tready   in   std_logic
  AXI-Stream ready.
tvalid   out   std_logic
  AXI-Stream data valid.
tdata   out   std_logic_vector ( GC_BYTES * 8 - 1 downto 0 )
  AXI-Stream data.
tkeep   out   std_logic_vector ( GC_BYTES - 1 downto 0 )
  AXI-Stream data stream qualifier.
tstrb   out   std_logic_vector ( GC_BYTES - 1 downto 0 )
  AXI-Stream data byte qualifier.
tlast   out   std_logic
  AXI-Stream last data.
done   out   std_logic
  Packet send done.
pkt_len   in   natural
  Packet length (bytes)
pkt_valid   in   std_logic
  Packet valid.
pkt   in   t_slv_arr
  Packet to send (byte array)

The documentation for this design unit was generated from the following file: